Changes
Page history
Updated Intel SandyBridge S2 M1 C8 (markdown)
authored
Jan 18, 2021
by
moebiusband73
Show whitespace changes
Inline
Side-by-side
Intel-SandyBridge-S2-M1-C8.md
View page @
3d8159a6
...
@@ -4,6 +4,7 @@
...
@@ -4,6 +4,7 @@
*
**Base frequency:**
2.7 GHz
*
**Base frequency:**
2.7 GHz
*
**Number of sockets:**
2
*
**Number of sockets:**
2
*
**Number of memory domains per socket:**
1
*
**Number of memory domains per socket:**
1
*
**Memory domain specs:**
4-channel DDR3-1600
*
**Number of cores per socket:**
8
*
**Number of cores per socket:**
8
*
**Number of HWThreads per core:**
2
*
**Number of HWThreads per core:**
2
*
**[MachineState](https://github.com/RRZE-HPC/MachineState) output:**
[
json
](
https://github.com/RRZE-HPC/TheBandwidthBenchmark/wiki/mstate/sandyBridge-2S8C-turbo.json
)
*
**[MachineState](https://github.com/RRZE-HPC/MachineState) output:**
[
json
](
https://github.com/RRZE-HPC/TheBandwidthBenchmark/wiki/mstate/sandyBridge-2S8C-turbo.json
)
...
...
...
...
